2023-11-30 06:38:27 +00:00
|
|
|
|
/* Copyright 2023 Dual Tachyon
|
|
|
|
|
|
* https://github.com/DualTachyon
|
|
|
|
|
|
*
|
|
|
|
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
|
|
|
* you may not use this file except in compliance with the License.
|
|
|
|
|
|
* You may obtain a copy of the License at
|
|
|
|
|
|
*
|
|
|
|
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
|
|
*
|
|
|
|
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
|
|
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
|
|
* See the License for the specific language governing permissions and
|
|
|
|
|
|
* limitations under the License.
|
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
#include "bsp/dp32g030/crc.h"
|
|
|
|
|
|
#include "driver/crc.h"
|
2023-12-05 05:50:42 +00:00
|
|
|
|
#include "driver/uart.h"
|
2023-11-30 06:38:27 +00:00
|
|
|
|
|
|
|
|
|
|
void CRC_Init(void)
|
|
|
|
|
|
{
|
2023-12-03 04:27:34 +00:00
|
|
|
|
CRC_CR =
|
|
|
|
|
|
CRC_CR_CRC_EN_BITS_DISABLE |
|
|
|
|
|
|
CRC_CR_INPUT_REV_BITS_NORMAL |
|
|
|
|
|
|
CRC_CR_INPUT_INV_BITS_BIT_INVERTED |
|
|
|
|
|
|
CRC_CR_OUTPUT_REV_BITS_REVERSED |
|
|
|
|
|
|
CRC_CR_OUTPUT_INV_BITS_BIT_INVERTED |
|
|
|
|
|
|
CRC_CR_DATA_WIDTH_BITS_8 |
|
|
|
|
|
|
CRC_CR_CRC_SEL_BITS_CRC_16_CCITT;
|
|
|
|
|
|
|
|
|
|
|
|
CRC_IV = 0;
|
|
|
|
|
|
|
2023-11-30 06:38:27 +00:00
|
|
|
|
}
|
|
|
|
|
|
|
2023-12-03 04:27:34 +00:00
|
|
|
|
#ifdef ENABLE_MDC1200
|
|
|
|
|
|
void CRC_InitReverse(void)
|
|
|
|
|
|
{
|
|
|
|
|
|
CRC_CR =
|
|
|
|
|
|
CRC_CR_CRC_EN_BITS_DISABLE |
|
|
|
|
|
|
CRC_CR_INPUT_REV_BITS_NORMAL |
|
|
|
|
|
|
CRC_CR_INPUT_INV_BITS_BIT_INVERTED |
|
|
|
|
|
|
CRC_CR_OUTPUT_REV_BITS_REVERSED |
|
|
|
|
|
|
CRC_CR_OUTPUT_INV_BITS_BIT_INVERTED |
|
|
|
|
|
|
CRC_CR_DATA_WIDTH_BITS_8 |
|
|
|
|
|
|
CRC_CR_CRC_SEL_BITS_CRC_16_CCITT;
|
|
|
|
|
|
|
|
|
|
|
|
CRC_IV = 0;
|
|
|
|
|
|
}
|
|
|
|
|
|
#endif
|
2023-12-05 05:50:42 +00:00
|
|
|
|
// uint16_t CRC_Calculate(const void *pBuffer, uint16_t Size)
|
|
|
|
|
|
//{
|
|
|
|
|
|
// const uint8_t *pData = (const uint8_t *)pBuffer;
|
|
|
|
|
|
// uint16_t i, Crc;
|
|
|
|
|
|
// UART_Send(pData, Size);
|
|
|
|
|
|
//
|
|
|
|
|
|
// CRC_CR = (CRC_CR & ~CRC_CR_CRC_EN_MASK) | CRC_CR_CRC_EN_BITS_ENABLE;
|
|
|
|
|
|
// UART_Send(pData, Size);
|
|
|
|
|
|
//
|
|
|
|
|
|
// for (i = 0; i < Size; i++) {
|
|
|
|
|
|
// CRC_DATAIN = pData[i];
|
|
|
|
|
|
// }
|
|
|
|
|
|
// Crc = (uint16_t)CRC_DATAOUT;
|
|
|
|
|
|
//
|
|
|
|
|
|
// CRC_CR = (CRC_CR & ~CRC_CR_CRC_EN_MASK) | CRC_CR_CRC_EN_BITS_DISABLE;
|
|
|
|
|
|
//
|
|
|
|
|
|
// return Crc;
|
|
|
|
|
|
//}
|
|
|
|
|
|
#define CRC16_XMODEM_POLY 0x1021
|
2023-11-30 06:38:27 +00:00
|
|
|
|
|
2023-12-05 05:50:42 +00:00
|
|
|
|
uint16_t CRC_Calculate(const void *pBuffer, uint16_t Size) {
|
|
|
|
|
|
const uint8_t *pData = (const uint8_t *)pBuffer;
|
|
|
|
|
|
uint16_t crc = 0; // 初始CRC值为0
|
2023-11-30 06:38:27 +00:00
|
|
|
|
|
2023-12-05 05:50:42 +00:00
|
|
|
|
while (Size--) {
|
|
|
|
|
|
crc ^= (*pData++) << 8; // 将数据字节的最高位与CRC异或
|
|
|
|
|
|
for (uint8_t i = 0; i < 8; i++) {
|
|
|
|
|
|
if (crc & 0x8000) { // 检查最高位是否为1
|
|
|
|
|
|
crc = (crc << 1) ^ CRC16_XMODEM_POLY; // 如果最高位为1，执行CRC多项式计算
|
|
|
|
|
|
} else {
|
|
|
|
|
|
crc = crc << 1; // 如果最高位为0，继续左移
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
|
|
|
|
|
}
|
2023-11-30 06:38:27 +00:00
|
|
|
|
|
2023-12-05 05:50:42 +00:00
|
|
|
|
return crc;
|
2023-11-30 06:38:27 +00:00
|
|
|
|
}
|
