mirror of
https://github.com/silenty4ng/uv-k5-firmware-chinese-lts
synced 2025-01-27 04:33:52 +00:00
17 lines
598 B
INI
17 lines
598 B
INI
|
# SPDX-License-Identifier: GPL-2.0-or-later
|
||
|
|
|
||
|
|
# Config for balloon3 board, cpu JTAG port. http://balloonboard.org/
|
||
|
|
# The board has separate JTAG ports for cpu and CPLD/FPGA devices
|
||
|
|
# Chaining is done on IO interfaces if desired.
|
||
|
|
|
||
|
|
source [find target/pxa270.cfg]
|
||
|
|
|
||
|
|
# The board supports separate reset lines
|
||
|
|
# Override this in the interface config for parallel dongles
|
||
|
|
reset_config trst_and_srst separate
|
||
|
|
|
||
|
|
# flash bank <name> <driver> <base> <size> <chip_width> <bus_width> <target>
|
||
|
|
# 29LV650 64Mbit Flash
|
||
|
|
set _FLASHNAME $_CHIPNAME.flash
|
||
|
|
flash bank $_FLASHNAME cfi 0x00000000 0x800000 2 2 $_TARGETNAME
|